

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/551,790	04/18/2000	William Garvin Holland	RALS9-2000-0057US1	2608
25299 7	590 06/18/2004		EXAM	INER
IBM CORPORATION			LANE, JOHN A	
PO BOX 12195 DEPT 9CCA, BLDG 002 RESEARCH TRIANGLE PARK, NC 27709			ART UNIT	PAPER NUMBER
			2188	9
			DATE MAILED: 06/18/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

, .	Application No.	Applicant(s)	
	09/551,790	HOLLAND ET AL.	
Office Action Summary	Examiner	Art Unit	
	Jack A Lane	2188	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
 1) Responsive to communication(s) filed on <u>03 Jules</u> 2a) This action is FINAL. 2b) This 3) Since this application is in condition for alloware closed in accordance with the practice under Exercise 	action is non-final. nce except for formal matters, pro		
Disposition of Claims			
4) Claim(s) 1-6 is/are pending in the application. 4a) Of the above claim(s) 5 and 6 is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-4 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or are subject to restriction and/or are subject to by the Examine. 10) The specification is objected to by the Examine. 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction.	r election requirement. r. epted or b) objected to by the l drawing(s) be held in abeyance. Sec	e 37 CFR 1.85(a).	
11) The oath or declaration is objected to by the Ex			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)	_		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:		

Page 2

Application/Control Number: 09/551,790

Art Unit: 2188

DETAILED ACTION

- 1. This Office action is responsive to the amendment filed 06/03/04. Claims 1-4 are presented for examination. Any objections or rejections made in the previous office action not specifically repeated below are withdrawn. Applicant's comments with respect to the restriction requirement have been noted. The examiner agrees that claims 1-6 embodiments are within a single computer environment. Claims 5-6 recite moving bit stream and address processing for the bit streams within a single computer environment. Claims 1-4 do not recite bit streams or addressing for the bit streams.
- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. § 103 (a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 C.F.R. § 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of potential 35 U.S.C. § 102(f) or (g) prior art under 35 U.S.C. § 103(a).

Application/Control Number: 09/551,790

Art Unit: 2188

3. Claims 1-4 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Minyard et al. (Pat. No. 6,487,606) in view of Bass et al. (Pat. No. 6,460,120).

Minyard teaches a network system as shown in figure 2. The claimed "central processing unit" corresponds to one or more CPU's 22, 24, 26 and 28 shown in figure 2. The claimed "plurality of peripheral devices...comprising volatile memory, non-volatile memory, and a plurality of I/O subsystems" corresponds to the input and output devices, volatile and non-volatile memory discussed at column 2, lines 45-46. The claimed "network processor" corresponds to one or more co-processors 62, 64, 66 and 68. The claimed "plurality of interface processors" corresponds to the co-processors 62, 64, 66 and 68. The claimed "data memory" corresponds to one or more buffers 52, 54, 56 and 58. The co-processors function as a front end interface between the network 30 and the CPUs as discussed at column 4, lines 1-2. The co-processors also relieve the CPU's of processing overhead thereby freeing the CPU's to perform other tasks more efficiently and quickly (col. 4, line 66 – col. 5, line 13). However, a single co-processor/network processor is not taught as having a plurality of interface processors.

Bass is introduced for its teaching of a network processor (fig 1 and 12b). It is noted that the network processors of figures 3 and 4 correspond identically to the network processor of figures 1 and 18, respectively of Bass. The claimed "plurality of interface processors" correspond to processors including the ten protocol processors shown in figure 12b. The claimed "data memory" corresponds to DRAM and SRAM shown in

Page 4

Application/Control Number: 09/551,790

Art-Unit: 2188

figure 1. Data flow handling and flexibility is enhanced using the network processor of Bass.

Because the network processor of Bass provides improved data flow handling and flexibility as a result of the plural processor design, it would have been obvious to use such a network processor in the network system of Minyard to perform the network operations (i.e. data handling, overhead tasks etc.) otherwise performed by the CPU's. Therefore, the claimed invention would have been obvious to one of ordinary skill in the art at the time of the invention.

The dependent claim features, while part of the invention, appear to be well known and their relevance not essential to the main invention found in the independent claim(s). Thus, a detailed discussion of the well known claim feature(s) is not warranted at this time. Applicant is invited to comment on any claim feature(s) deemed to be patentably distinguishable from the prior art.

5. Applicant's arguments filed 06/03/03 have been fully considered but they are not deemed to be persuasive.

In the Remarks, at page 4, applicant argues:

Taking note that, importantly, the entire claim 1 is directed to "a computer system" and nowhere mentions a network or any communication external to the computer system.

Application/Control Number: 09/551,790

Art Unit: 2188

In response, the claimed "central processing unit" and "network processor" are stated as corresponding to one or more CPU's 22, 24, 26 and 28 and one or more coprocessors 62, 64, 66 and 68, respectively (see rejection, section 6). Thus, the claimed "computer system" can correspond to any one of host processors 12, 14, 16 and 18, including CPU's and co-processors irrespective of network 30.

Applicant argues further the following claim features are not found in the prior art:

a network processor operatively interposed between said central processing unit and said peripheral devices and among said peripheral devices

said network processor cooperating with said central processing unit in directing the exchange of data between said input/output ports and the flow of data through said data memory to and from said volatile memory and said non-volatile memory...

In response, Bass teaches a network processor/interface device (IDC) (10) (see figures 2) connected between a system processor and peripheral devices (DRAM, SRAM, EEPROM, flash memory). Data is transferred between the input/output ports coupled to the system processor and through data store 4 (figure 1) to

DRAM/SRAM/EEPROM/flash memory.

Applicant argues:

Claim 2...is further patentable...by requiring that the network processor be formed on a single semiconductor substrate

In response, Bass teaches a single substrate 10 (col. 6, lines 34-36)

Page 6

Application/Control Number: 09/551,790

Art.Unit: 2188

6. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 C.F.R. § 1.136(a).

7. A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 C.F.R. § 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

Any response to this final action should be mailed to: Box AF

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

PO Box 1450

Alexandria, VA 22313-1450

or faxed to:

(703) 872-9306, (for Official communications intended for entry)

Or:

(703) 872-9306, (for Non-Official or Draft communications, please label "Non-Official" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

Application/Control Number: 09/551,790

Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jack A. Lane whose telephone number is 703 305-3818. The examiner can normally be reached on Mon-Fri from 7:30AM-6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 703 306-2903.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 305-3900.

JACK A. LANE
PRIMARY FXAMINED